
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 45
Nested Vectored Interrupt Controller
Mapped to addresses E000E100-E000ECFF
16
It provides ability to:
• Individually Enable/Disable interrupts from specific devices.
• Establishes relative priorities among the various interrupts.
NVIC INTERRUPTS
Bit in the interrupt registers
0-4 GPIO Ports A-E
5,6 UART 0 & 1
7 SSI
8 I
2
C
9 PWM Fault
10-12 PWM Generator 0-2
13 Reserved
14-17 ADC Sequence 0-3
18 Watchdog Timer
19-24 Timer 0a-2b
25 Analog Comparator
26-27 Reserved
28 System Control
29 Flash Control
30-31 Reserved
Commentaires sur ces manuels