ARM Cortex R4F Manuel d'utilisateur Page 30

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 64
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 29
© G.N. Khan ARM Processors/Cores – EE8205: Embedded Computer Systems Page: 30
PSR: Program Status Register
Divided into three bit fields
Application Program Status Register (APSR)
Interrupt Program Status Register (IPSR)
Execution Program Status Register (EPSR)
Q-bit is the sticky saturarion bit and supports two rarely used
instructions (SSAT and USAT)
SSAT{cond} Rd, #sat, Rm{, shift}
EPSR holds the exception number is exception processing.
ICI/IT bits holds the state information of for IT block instructions or
instructions that are suspended during interrupt processing.
T bit is always 1 to indicate Thumb instructions.
Vue de la page 29
1 2 ... 25 26 27 28 29 30 31 32 33 34 35 ... 63 64

Commentaires sur ces manuels

Pas de commentaire