Arm VERSION 1.2 Manuel d'utilisateur Page 256

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 360
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 255
Vector Floating-point Programming
6-18 Copyright © 2000, 2001 ARM Limited. All rights reserved. ARM DUI 0068B
6.7.2 FADD and FSUB
Floating-point add and subtract.
FADD
and
FSUB
can be scalar, vector, or mixed (see Vector and scalar operations on
page 6-7).
Syntax
FADD<precision>{cond} Fd, Fn, Fm
FSUB<precision>{cond} Fd, Fn, Fm
where:
<precision>
must be either
S
for single-precision, or
D
for double-precision.
cond
is an optional condition code (see VFP and condition codes on page 6-8).
Fd
is the VFP register for the result.
Fn
is the VFP register holding the first operand.
Fm
is the VFP register holding the second operand.
The precision of
Fd
,
Fn
and
Fm
must match the precision specified in
<precision>
.
Usage
The
FADD
instruction adds the values in
Fn
and
Fm
and places the result in
Fd
.
The
FSUB
instruction subtracts the value in
Fm
from the value in
Fn
and places the result
in
Fd
.
Exceptions
FADD
and
FSUB
instructions can produce Invalid Operation, Overflow, or Inexact
exceptions.
Examples
FSUBSEQ s2, s4, s17
FADDDGT d4, d0, d12
FSUBD d0, d0, d12
Vue de la page 255
1 2 ... 251 252 253 254 255 256 257 258 259 260 261 ... 359 360

Commentaires sur ces manuels

Pas de commentaire